An adiabatic logic family is presented, which makes use of a C-MOS positive feedback ampli er. The gate is based on dual rail logic and a cascade of such gates only needs 3 power clock lines to operate. The positive feedback ampli er insures high noise immunity and takes part to the energy recovery process.
Introduction
In the recent y ears the intest for very low p o w er integrated circuits has led to the proposal of many di erent adiabatic logic 1, 2 architectures in which most of the energy stored in network capacities can be e ciently recycled.
Several of these architectures su er from problems that prevent their usefulness in practical applications. In fact, adiabatic switching techniques often lead to logic gates that need much more active elements than conventional dynamic logic 1 . Furthermore, these proposed architectures are often clocked by a large numberofpower clock lines 2 . As a consequence of that, we tried to develop an adiabatic logic architecture that could address some of these limitations namely complexity of the basic logic cell and the numberofpower clock lines.
Description
In a typical adiabatic logic inverter bu er 1 , the output capacitance is alternately charged evaluate phase and discharged recovery phase by a p o w er clock line through a C-MOS transmission gate, which is controlled by the inputs. In this approach a second enabling gate is needed in series to the calculating one to keep the outputs stable when the previous stage goes to idle state and the calculating transmission gate is no longer correctly driven 1, 3 . This enabling gate, unfortunately, leads to the introduction of two additional transistors, the use of an additional couple of control signals, and doubles the resistance of the charging path. In our proposed circuit g. 1, a simple N-MOS input transistor Q 1 ,Q 5 is used. The logic level degradation typical of pass transistor logic can be avoided by means of a regenerative ampli er connected between the output logic rails and powered by the power clock line Q 2 ,Q 3 ,Q 6 ,Q 7 , g. 1.
If the input y i,1 is high when the power clock line rises, Q1 is closed, and the output y i follows the power clock line. Regenerative operation starts when the power clock v oltage reaches the thershold voltage V th t 0 in g. 2, Q2 turns on and reduces the charging resistance, while Q7 grounds the node connected to the output y i , getting rid of the small charge due to capacitive coupling.
In the restore phase, the charge is recycled by the power clock line, through the parallel of Q2 and Q4. When the power clock line voltage goes under the threshold voltage t 00 in g. 2 Q2 opens and the nal recovery is made only through Q4.
It is worth noting that in this con guration every logic stage needs only a single power clock line. For large loads, moreover, the N-MOS transistors Q3 and Q7 can be dropped with minimal logic level degradation. More general logic functions can be implemented replacing Q1 with the n-tree for that functions, while Q5 has to be replaced with the complementary n-tree. Q4 and Q8, instead, have to be replaced by networks that implement the inverse of the next stage logic function. Fig. 2 shows how these logic gates can be cascaded in a fully reversible environment, when the output of a gate is used as input for the next gate and for the energy recovery of the previous. It is worth noting that every logic stage is symmetric: in fact, the information ux could be reversed reversing the power clock timing.
If the implemented logic function is non-invertible, the recovery information is not available. In this case the NMOS transistors Q4 and Q8 can be diode connected dotted wire in g. 1 or even dropped. In this latter case the energy is partially recovered by the positive feedback ampli er itself.
If F y i = y i +1 is the non-invertible logic function of the next stage, a better recovery can be obtained by means of a functionF ,1 y i for which holds: F ,1 y i+1 y i for every y i .
Furthermore, it is possible to connect the P-MOS substrate to the clock power line, to achieve a better recovery through the substrate diode. In this con guration, besides, there is no need for a DC power V DD line.
Such cascaded logic system can be driven both by three or four power clock lines g. 2, and while 4-phase operation is slightly faster for the same rise time T , 3-phase operation can be more cost e ective in VLSI systems. In both con gurations, since the outputs are always actively driven during hold phase, the power clock lines can be stopped without any loss of information.
Discussion
For this adiabatic gate, operating in a reversible environment, the energy dissipation per clock cycle namely two transitions at the output can be estimated as: 2 1 where E P D is a small xed energy loss due to non-adiabatic dissipation in the pull-down devices Q3 and Q7 and in the reverse biased junctions, K rev a parameter that is related to the charging path resistance, C intr the basic intrinsic load and C load the external load capacitance. In fact, charging and discharging adiabatically from zero to V DD a capacitance C through a resistance R, in a time T see g. 2, dissipates 1, 3 :
and therefore:
K rev = 2 R eq V 2 DD T 2 where R eq is the channel resistance of the charging Q1,Q2 and discharging Q2,Q4 devices.
In the irreversible case, we observe an additional loss term, due to residual charge:
where V is the voltage drop across the recovery device from about 1V for a diode connected MOS down to 300 mV for the source-substrate junction diode at low current densities. The total dissipation can then be written as:
E irr = E P D + K irr C intr + C load + K rev C intr + C load 2 3 where K rev slightly di ers from K rev because of the higher discharge path resistance.
Simulations
We i n v estigated the energy consumption of a single bu er inverter as a function of the total capacitive load driven. Since exchange of energy between adjacent stages is possible 1 , a complete 4 bit circular shift-register was simulated. With this topology the minimum load of each stage is composed of the intrinsic capacitance of the regenerative ampli er input gates of Q 6 ,Q 7 and drains of Q 1 ,Q 4 for the y i output, the following stage input and the recovery device of the previous stage adding up to about 10 fF. An external additional capacitance up to 100 fF was then added, corresponding to a 40 gates fanout. Fig. 3 shows the simulation data obtained from HSPICE using the LEVEL13 parameters for the 1 process from ES2; for every curve each p o w er clock swings from 0 to V DD 5 V and has a rise and fall time T of g. 2 of 200 ns, while the total period is 800 ns. The two l o w er curves refer to reversible operation, with the PMOS substrate connected to V DD a or to power clock b. In this case, the energy consumption per cycle is only slightly dependent on the connection of the P-MOS substrate. For non-reversible operation, instead, the reduction of the recovery diode voltage provided by such connection g. 3 d gives a substantial improvement o v er the use of a diode connected N-MOS g. 3 c.
From the data of Fig. 3 , the parameters of eq. 1 and 3 can be tted, obtaining for K rev 2:310 6 pJ=f F 2 , for K rev 4:210 6 pJ=f F 2 . Rough theoretical estimations based on eq. 2, give 1 : 4 10 6 pJ=f F 2 and 2:3 10 6 pJ=f F 2 , respectively. 
